

FINE-GRAINED LEAKAGE MODELS & VERIFICATION OF SOFTWARE MASKING

Marc Gourjon
VERISICC Seminar 2022
SEPTEMBER 2022



SECURE CONNECTIONS
FOR A SMARTER WORLD

PUBLIC

NXP, THE NXP LOGO AND NXP SECURE CONNECTIONS FOR A SMARTER WORLD ARE TRADEMARKS OF NXP B.V.
ALL OTHER PRODUCT OR SERVICE NAMES ARE THE PROPERTY OF THEIR RESPECTIVE OWNERS. © 2022 NXP B.V.



Masking in Fine-Grained Leakage Models: Construction, Implementation and Verification

Gilles Barthe^{1,2}, Marc Gourjon^{3,4}, Benjamin Grégoire⁵, Maximilian Orlt⁶,
Clara Paglialonga⁶ and Lars Porth⁶

¹ MPI-SP, Germany

² IMDEA Software Institute, Spain gjbarthe@gmail.com

³ Hamburg University of Technology, Germany, firstname.lastname@tuhh.de

⁴ NXP Semiconductors, Germany

⁵ Inria, France, firstname.lastname@inria.fr

⁶ TU Darmstadt, Germany, firstname.lastname@tu-darmstadt.de

scVerif: <https://github.com/scverif/scverif>

Gadgets: <https://github.com/scverif/gadgets>

Contract: <https://eprint.iacr.org/2022/565.pdf>

Kyber: <https://eprint.iacr.org/2021/483.pdf>

Power Contracts: Provably Complete Power Leakage Models for Processors

Roderick Bloem*

Graz University of Technology
Graz, Austria

Barbara Gigerl

Graz University of Technology
Graz, Austria

Marc Gourjon

Hamburg University of Technology
Hamburg, Germany
NXP Semiconductors
Hamburg, Germany

Vedad Hadžić

Graz University of Technology
Graz, Austria

Stefan Mangard

Graz University of Technology
Graz, Austria

Robert Primas

Graz University of Technology
Graz, Austria


These works received funding from the
Federal Ministry of Education and
Research (BMBF) as part of the VE-Jupiter
project (grant number 16ME0231K).

MODEL-BASED SECURITY ASSESSMENT




masked_program.s


MODEL-BASED SECURITY ASSESSMENT



MODEL-BASED SECURITY ASSESSMENT



MODEL-BASED SECURITY ASSESSMENT




In this talk

- precise modeling of leakage
- verifying resilience
- a bit of tooling


POWER SIDE-CHANNELS

- Physical computation on CPU
 - Electrical charge flowing
 - Charge = State = bit = {1,0} = key?





POWER SIDE-CHANNELS

- Physical computation on CPU
 - Electrical charge flowing
 - Charge = State = bit = {1,0} = key?





POWER SIDE-CHANNELS

- Physical computation on CPU
 - Electrical charge flowing
 - Charge = State = bit = {1,0} = key?




POWER SIDE-CHANNELS

- Physical computation on CPU
 - Electrical charge flowing
 - Charge = State = bit = {1,0} = key?




MASKING

- Split all secret (dependent) data
 - $k = k_0 \oplus k_1 \oplus \dots \oplus k_{n-1}$
 - Information theoretical security guarantee
 - Prove no information on any secret key can be retrieved under certain assumption
- Adversaries must recover at least $d < n$ shares



MASKING

- Split all secret (dependent) data
 - $k = k_0 \oplus k_1 \oplus \dots \oplus k_{n-1}$
 - Information theoretical security guarantee
 - Prove no information on any secret key can be retrieved under certain assumption
- Adversaries must recover at least $d < n$ shares



MASKED GADGETS & PROVABLE SECURITY (1)

masked AND $z = x \wedge y$

Inputs: $(x_0, x_1, \dots, x_{n-1}), (y_0, y_1, \dots, y_{n-1})$

```

For  $i = 0$  to  $n - 1$ 
     $z_i \leftarrow x_i \wedge y_i$ 
For  $i = 0$  to  $n - 1$ 
    For  $j = i + 1$  to  $n - 1$ 
         $r \leftarrow \{0, 1\}$ 
         $r' \leftarrow (r \oplus (x_i \wedge y_j)) \oplus (x_j \wedge y_i)$ 
         $z_i \leftarrow z_i \oplus r$ 
         $z_j \leftarrow z_j \oplus r'$ 
Return  $(z_0, z_1, \dots, z_{n-1})$ 

```

Proven secure!

d^{th} -Order probing security

Any **set of d observations** an attacker could make must be independent of secrets \Rightarrow must perform at least a $d+1$ order attack

MASKED GADGETS & PROVABLE SECURITY (1)

masked AND $z = x \wedge y$ Inputs: $(x_0, x_1, \dots, x_{n-1}), (y_0, y_1, \dots, y_{n-1})$

```

For  $i = 0$  to  $n - 1$ 
     $z_i \leftarrow x_i \wedge y_i$ 
For  $i = 0$  to  $n - 1$ 
    For  $j = i + 1$  to  $n - 1$ 
         $r \leftarrow \{0, 1\}$ 
         $r' \leftarrow (r \oplus (x_i \wedge y_j)) \oplus (x_j \wedge y_i)$ 
         $z_i \leftarrow z_i \oplus r$ 
         $z_j \leftarrow z_j \oplus r'$ 
Return  $(z_0, z_1, \dots, z_{n-1})$ 

```

Proven secure!

 d^{th} -Order probing security

Any **set of d observations** an attacker could make must be independent of secrets \Rightarrow must perform at least a $d+1$ order attack

MASKED GADGETS & PROVABLE SECURITY (1)

masked AND $z = x \wedge y$

Inputs: $(x_0, x_1, \dots, x_{n-1}), (y_0, y_1, \dots, y_{n-1})$

For $i = 0$ to $n - 1$

$z_i \leftarrow x_i \wedge y_i$

For $i = 0$ to $n - 1$

For $j = i + 1$ to $n - 1$

$r \leftarrow \{0, 1\}$

$r' \leftarrow (r \oplus (x_i \wedge y_j)) \oplus (x_j \wedge y_i)$

$z_i \leftarrow z_i \oplus r$

$z_j \leftarrow z_j \oplus r'$

Return $(z_0, z_1, \dots, z_{n-1})$

Proven secure!

d^{th} -Order probing security

Any **set of d observations** an attacker could make must be independent of secrets \Rightarrow must perform at least a $d+1$ order attack

MASKED GADGETS & PROVABLE SECURITY (1)

masked AND $z = x \wedge y$

Inputs: $(x_0, x_1, \dots, x_{n-1}), (y_0, y_1, \dots, y_{n-1})$

For $i = 0$ to $n - 1$

$z_i \leftarrow x_i \wedge y_i$

For $i = 0$ to $n - 1$

For $j = i + 1$ to $n - 1$

$r \leftarrow \{0, 1\}$

$r' \leftarrow (r \oplus (x_i \wedge y_j)) \oplus (x_j \wedge y_i)$

$z_i \leftarrow z_i \oplus r$

$z_j \leftarrow z_j \oplus r'$

Return $(z_0, z_1, \dots, z_{n-1})$


Proven secure!



d^{th} -Order probing security

Any **set of d observations** an attacker could make must be independent of secrets \Rightarrow must perform at least a $d+1$ order attack

MASKED GADGETS & PROVABLE SECURITY (2)



masked AND $z = x \wedge y$

Inputs: $(x_0, x_1, \dots, x_{n-1}), (y_0, y_1, \dots, y_{n-1})$

For $i = 0$ to $n - 1$

$z_i \leftarrow x_i \wedge y_i$

For $i = 0$ to $n - 1$

For $j = i + 1$ to $n - 1$

$r \leftarrow \{0, 1\}$

$r' \leftarrow (r \oplus (x_i \wedge y_j)) \oplus (x_j \wedge y_i)$

$z_i \leftarrow z_i \oplus r$

$z_j \leftarrow z_j \oplus r'$

Return $(z_0, z_1, \dots, z_{n-1})$




Leakage model := What is **observable** via side-channel

- Computational / value leakage
- Different & more observations possible in practice



MASKING IN REAL APPLICATIONS

- Application to entire ciphers (e.g., Kyber)



MASKING IN REAL APPLICATIONS


- Application to entire ciphers (e.g., Kyber)



masked AND



MASKING IN REAL APPLICATIONS

- Application to entire ciphers (e.g., Kyber)



MASKING IN REAL APPLICATIONS

- Application to entire ciphers (e.g., Kyber)
- Hand-crafted compositions, specialized algorithms for efficient gadgets



IMPLEMENTATION DIFFICULTIES

- Compilers will break security
 - Assembly programming

IMPLEMENTATION DIFFICULTIES

- Compilers will break security
 - Assembly programming

Beware of link time optimizations

IMPLEMENTATION DIFFICULTIES

- Compilers will break security
 - Assembly programming

Beware of link time optimizations

- Functional correctness
- Adhere to observables intermediates in security proof
- Adhere to proven composition
- Randomness (re-use)

IMPLEMENTATION DIFFICULTIES

- Compilers will break security
→ Assembly programming

Beware of link time optimizations

- Functional correctness
- Adhere to observables intermediates in security proof
- Adhere to proven composition
- Randomness (re-use)

$$r' \leftarrow r \oplus \left((x_i \wedge y_j) \oplus (x_j \wedge y_i) \right) ?$$

IMPLEMENTATION DIFFICULTIES

- Compilers will break security
→ Assembly programming

Beware of link time optimizations



- Functional correctness
- Adhere to observables intermediates in security proof
- Adhere to proven composition
- Randomness (re-use)

- Device-specific leakage

$$r' \leftarrow r \oplus \left((x_i \wedge y_j) \oplus (x_j \wedge y_i) \right) ?$$




MORE REALISTIC POWER LEAKAGE



- Side-Channel = physical phenomenon
 - Not just computation leakage
 - Much more observations
- Gap in provable security
 - Any leakage observable in practice which is not captured by a proof of security


THE GAP BETWEEN PROVABLE RESILIENCE & PHYSICAL SIDE-CHANNELS DEVICE-SPECIFIC LEAKAGE

Problem: Same program has different




THE GAP BETWEEN PROVABLE RESILIENCE & PHYSICAL SIDE-CHANNELS DEVICE-SPECIFIC LEAKAGE

Problem: Same program has different




THE GAP BETWEEN PROVABLE RESILIENCE & PHYSICAL SIDE-CHANNELS DEVICE-SPECIFIC LEAKAGE

Problem: Same program has different




THE GAP BETWEEN PROVABLE RESILIENCE & PHYSICAL SIDE-CHANNELS DEVICE-SPECIFIC LEAKAGE

Problem: Same program has different




THE GAP BETWEEN PROVABLE RESILIENCE & PHYSICAL SIDE-CHANNELS DEVICE-SPECIFIC LEAKAGE

Problem: Same program has different




THE GAP BETWEEN PROVABLE RESILIENCE & PHYSICAL SIDE-CHANNELS DEVICE-SPECIFIC LEAKAGE

Problem: Same program has different




THE GAP BETWEEN PROVABLE RESILIENCE & PHYSICAL SIDE-CHANNELS DEVICE-SPECIFIC LEAKAGE

Problem: Same program has different *t* microarchitecture





Cause: Processor's implementation → microarchitecture


DEVICE-SPECIFIC LEAKAGE (2) MICROARCHITECTURE





...
xor x1, x2, x3
and x4, x5, x6
...





DEVICE-SPECIFIC LEAKAGE (2) MICROARCHITECTURE





...
xor x1, x2, x3
and x4, x5, x6
...





DEVICE-SPECIFIC LEAKAGE (2) MICROARCHITECTURE





...
xor x1, x2, x3
and x4, x5, x6
...





DEVICE-SPECIFIC LEAKAGE (2) MICROARCHITECTURE





...
xor x1, x2, x3
and x4, x5, x6
...




DEVICE-SPECIFIC LEAKAGE (2) MICROARCHITECTURE






...
xor x1, x2, x3
and x4, x5, x6
...




DEVICE-SPECIFIC LEAKAGE (2) MICROARCHITECTURE






...
xor x1, x2, x3
and x4, x5, x6
...



DEVICE-SPECIFIC LEAKAGE (2) MICROARCHITECTURE




...
xor x1, x2, x3
and x4, x5, x6
...






xor rD, rN, rM
leak HD(rN, rM)

and rD, rN, rM
leak HD(rN, rM)

DEVICE-SPECIFIC LEAKAGE (2) MICROARCHITECTURE



```
...
xor x1, x2, x3
and x4, x5, x6
...
```



```
xor rD, rN, rM
leak HD(rN, previous(rN))
leak HD(rM, previous(rM))
```

```
and rD, rN, rM
leak HD(rN, previous(rN))
leak HD(rM, previous(rM))
```



```
xor rD, rN, rM
leak HD(rN, rM)
```

```
and rD, rN, rM
leak HD(rN, rM)
```

EXPLICIT LEAKAGE

- `leak(HD(value_1, value_2));`

- `leak(value_1, value_2);`




Any function of terms in `leak`

- Remainder of DSL does not expose leakage
- May effect efficiency of hardened implementations

EXPLICIT LEAKAGE

- `leak(HD(value_1, value_2));`



- `leak(value_1, value_2);`




Any function of terms in `leak`

- Remainder of DSL does not expose leakage
- May effect efficiency of hardened implementations


EXPLICIT LEAKAGE

- `leak(HD(value_1, value_2));`



- `leak(value_1, value_2);`


Any function of terms in `leak`



- Remainder of DSL does not expose leakage
- May effect efficiency of hardened implementations

EXPLICIT LEAKAGE


- `leak(HD(value_1, value_2));`



- `leak(value_1, value_2);`




Any function of terms in `leak`



- Remainder of DSL does not expose leakage
- May effect efficiency of hardened implementations

EXPLICIT LEAKAGE


- `leak(HD(value_1, value_2));`



- `leak(value_1, value_2);`




Any function of terms in `leak`



- Remainder of DSL does not expose leakage
- May effect efficiency of hardened implementations


EXPLICIT LEAKAGE

- `leak(HD(value_1, value_2));`



- `leak(value_1, value_2);`

Any function of terms in `leak`



- Remainder of DSL does not expose leakage
- May effect efficiency of hardened implementations


MODELING LEAKAGE IN GENOA (1)

- Formal leakage model in GENOA := SAIL DSL [1] + **leak** [2]

```
// see license in Listing L
// execute a XOR instruction
execute (XOR(rs2, rs1, rd)) = {
  let rs1_val = X(rs1);           // read register rs1
  let rs2_val = X(rs2);           // read register rs2

  let result = rs1_val ^ rs2_val; // compute XOR operation

  X(rd) = result;                 // write result to rd
  return RETIRE_SUCCESS
}
```



[2]: **Masking in Fine-Grained Leakage Models: Construction, Implementation and Verification.** Gilles Barthe, Marc Gourjon, Benjamin Grégoire, Maximilian Ortl, Clara Paglialonga, Lars Porth. CHES 2021.

[1]: **ISA Semantics for ARMv8-A, RISC-V, and CHERI-MIPS.** Alasdair Armstrong, Thomas Bauereiss, Brian Campbell, Alastair Reid, Kathryn E. Gray, Robert M. Norton, Prashanth Mundkur, Mark Wassell, Jon French, Christopher Pulte, Shaked Flur, Ian Stark, Neel Krishnaswami, and Peter Sewell. POPL 2019.

MODELING LEAKAGE IN GENOA (1)


- Formal leakage model in GENOA := SAIL DSL [1] + **leak** [2]

```
// see license in Listing L
// execute a XOR instruction
execute (XOR(rs2, rs1, rd)) = {
  let rs1_val = X(rs1);           // read register rs1
  let rs2_val = X(rs2);           // read register rs2

  let result = rs1_val ^ rs2_val; // compute XOR operation

  leak(HD(X(rs1), X(rs2)));       // leakage between operands

  X(rd) = result;                 // write result to rd
  return RETIRE_SUCCESS
}
```



[2]: **Masking in Fine-Grained Leakage Models: Construction, Implementation and Verification.** Gilles Barthe, Marc Gourjon, Benjamin Grégoire, Maximilian Ortl, Clara Paglialonga, Lars Porth. CHES 2021.

[1]: **ISA Semantics for ARMv8-A, RISC-V, and CHERI-MIPS.** Alasdair Armstrong, Thomas Bauereiss, Brian Campbell, Alastair Reid, Kathryn E. Gray, Robert M. Norton, Prashanth Mundkur, Mark Wassell, Jon French, Christopher Pulte, Shaked Flur, Ian Stark, Neel Krishnaswami, and Peter Sewell. POPL 2019.

MODELING LEAKAGE IN GENOA (1)


- Formal leakage model in GENOA := SAIL DSL [1] + **leak** [2]

```
// see license in Listing L
// execute a XOR instruction
execute (XOR(rs2, rs1, rd)) = {
  let rs1_val = X(rs1);           // read register rs1
  let rs2_val = X(rs2);           // read register rs2

  let result = rs1_val ^ rs2_val; // compute XOR operation

  leak(HD(X(rs1), X(rs2)));       // leakage between operands
  leak(  X(rs1), X(rs2) );        // leakage between operands

  X(rd) = result;                 // write result to rd
  return RETIRE_SUCCESS
}
```



[2]: **Masking in Fine-Grained Leakage Models: Construction, Implementation and Verification.** Gilles Barthe, Marc Gourjon, Benjamin Grégoire, Maximilian Ortl, Clara Paglialonga, Lars Porth. CHES 2021.

[1]: **ISA Semantics for ARMv8-A, RISC-V, and CHERI-MIPS.** Alasdair Armstrong, Thomas Bauereiss, Brian Campbell, Alastair Reid, Kathryn E. Gray, Robert M. Norton, Prashanth Mundkur, Mark Wassell, Jon French, Christopher Pulte, Shaked Flur, Ian Stark, Neel Krishnaswami, and Peter Sewell. POPL 2019.

MODELING LEAKAGE IN GENOA (1)


- Formal leakage model in GENOA := SAIL DSL [1] + **leak** [2]

```
// see license in Listing L
// execute a XOR instruction
execute (XOR(rs2, rs1, rd)) = {
  let rs1_val = X(rs1);           // read register rs1
  let rs2_val = X(rs2);           // read register rs2

  let result = rs1_val ^ rs2_val; // compute XOR operation

  leak(HD(X(rs1), X(rs2)));       // leakage between operands
  leak(  X(rs1), X(rs2) );        // leakage between operands
  leak(  X(rd),  result );        // transition leakage, e.g., HD

  X(rd) = result;                 // write result to rd
  return RETIRE_SUCCESS
}
```



[2]: **Masking in Fine-Grained Leakage Models: Construction, Implementation and Verification.** Gilles Barthe, Marc Gourjon, Benjamin Grégoire, Maximilian Ortl, Clara Paglialonga, Lars Porth. CHES 2021.

[1]: **ISA Semantics for ARMv8-A, RISC-V, and CHERI-MIPS.** Alasdair Armstrong, Thomas Bauereiss, Brian Campbell, Alastair Reid, Kathryn E. Gray, Robert M. Norton, Prashanth Mundkur, Mark Wassell, Jon French, Christopher Pulte, Shaked Flur, Ian Stark, Neel Krishnaswami, and Peter Sewell. POPL 2019.

MODELING LEAKAGE IN GENOA (1)


- Formal leakage model in GENOA := SAIL DSL [1] + **leak** [2]

```
// see license in Listing L
// execute a XOR instruction
execute (XOR(rs2, rs1, rd)) = {
  let rs1_val = X(rs1);           // read register rs1
  let rs2_val = X(rs2);           // read register rs2

  let result = rs1_val ^ rs2_val; // compute XOR operation

  leak(HD(X(rs1), X(rs2)));       // leakage between operands
  leak(  X(rs1), X(rs2) );         // leakage between operands
  leak(  X(rd),  result );        // transition leakage, e.g., HD

  X(rd) = result;                 // write result to rd
  return RETIRE_SUCCESS
}
```



[2]: **Masking in Fine-Grained Leakage Models: Construction, Implementation and Verification.** Gilles Barthe, Marc Gourjon, Benjamin Grégoire, Maximilian Ortl, Clara Paglialonga, Lars Porth. CHES 2021.

[1]: **ISA Semantics for ARMv8-A, RISC-V, and CHERI-MIPS.** Alasdair Armstrong, Thomas Bauereiss, Brian Campbell, Alastair Reid, Kathryn E. Gray, Robert M. Norton, Prashanth Mundkur, Mark Wassell, Jon French, Christopher Pulte, Shaked Flur, Ian Stark, Neel Krishnaswami, and Peter Sewell. POPL 2019.


MODELING LEAKAGE IN GENOA (2) LEAKAGE STATE

...
xor x1, x2, x3
and x4, x5, x6

```
// see license in Listing L
// execute a XOR instruction, similar for AND
execute (XOR(rs2, rs1, rd)) = {
    let rs1_val = X(rs1);
    let rs2_val = X(rs2);

    let result = rs1_val ^ rs2_val;

    X(rd) = result;
    return RETIRE_SUCCESS
}
```



MODELING LEAKAGE IN GENOA (2) LEAKAGE STATE

...
xor x1, x2, x3

and x4, x5, x6


...

```
// see license in Listing L
// execute a XOR instruction, similar for AND
execute (XOR(rs2, rs1, rd)) = {
  let rs1_val = X(rs1);
  let rs2_val = X(rs2);

  let result = rs1_val ^ rs2_val;

  rf_pA = rs1_val; // leakage state to remember operand 1

  X(rd) = result;
  return RETIRE_SUCCESS
}
```



MODELING LEAKAGE IN GENOA (2) LEAKAGE STATE

...
xor x1, x2, x3
and x4, x5, x6


```
// see license in Listing L
// execute a XOR instruction, similar for AND
execute (XOR(rs2, rs1, rd)) = {
    let rs1_val = X(rs1);
    let rs2_val = X(rs2);

    let result = rs1_val ^ rs2_val;

    leak( X(rs1), rf_pA); // leak of rs1 & previous rs1

    rf_pA = rs1_val; // leakage state to remember operand 1

    X(rd) = result;
    return RETIRE_SUCCESS
}
```




MODELING LEAKAGE IN GENOA (2) LEAKAGE STATE

```
...  
xor x1, x2, x3  
rf_pA = x2  
and x4, x5, x6  
leak (x5, rf_pA)
```

...


```
// see license in Listing L  
// execute a XOR instruction, similar for AND  
execute (XOR(rs2, rs1, rd)) = {  
  let rs1_val = X(rs1);  
  let rs2_val = X(rs2);  
  
  let result = rs1_val ^ rs2_val;  
  
  leak( X(rs1), rf_pA); // leak of rs1 & previous rs1  
  
  rf_pA = rs1_val; // leakage state to remember operand 1  
  
  X(rd) = result;  
  return RETIRE_SUCCESS  
}
```



MODELING LEAKAGE IN GENOA (2) LEAKAGE STATE

```
...  
xor x1, x2, x3  
rf_pA = x2  
and x4, x5, x6  
leak (x5, rf_pA)  
...
```


```
// see license in Listing L  
// execute a XOR instruction, similar for AND  
execute (XOR(rs2, rs1, rd)) = {  
  let rs1_val = X(rs1);  
  let rs2_val = X(rs2);  
  
  let result = rs1_val ^ rs2_val;  
  
  leak(  X(rs1), rf_pA); // leak of rs1 & previous rs1  
  leak(  X(rs2), rf_pB);  
  
  rf_pA = rs1_val; // leakage state to remember operand 1  
  rf_pB = rs2_val;  
  
  X(rd) = result;  
  return RETIRE_SUCCESS  
}
```




MODELING LEAKAGE IN GENOA (2) LEAKAGE STATE

```
...  
xor x1, x2, x3  
rf_pA = x2  
and x4, x5, x6  
leak (x5, rf_pA)  
...
```

```
// see license in Listing L  
// execute a XOR instruction, similar for AND  
execute (XOR(rs2, rs1, rd)) = {  
  let rs1_val = X(rs1);  
  let rs2_val = X(rs2);  
  
  let result = rs1_val ^ rs2_val;  
  
  leak( X(rs1), rf_pA); // leak of rs1 & previous rs1  
  leak( X(rs2), rf_pB);  
  
  rf_pA = rs1_val; // leakage state to remember operand 1  
  rf_pB = rs2_val;  
  
  X(rd) = result;  
  return RETIRE_SUCCESS  
}
```



```
// see license in Listing L  
// execute a XOR instruction  
execute (XOR(rs2, rs1, rd)) = {  
  let rs1_val = X(rs1);  
  let rs2_val = X(rs2);  
  
  let result = rs1_val ^ rs2_val;  
  
  leak( X(rs1), X(rs2) );  
  
  X(rd) = result;  
  return RETIRE_SUCCESS  
}
```



MODELING LEAKAGE IN GENOA (3) CONTRACT

- One **contract** for many processors


```
// see license in Listing L
// execute a XOR instruction
execute (XOR(rs2, rs1, rd)) = {
  let rs1_val = X(rs1);
  let rs2_val = X(rs2);

  let result = rs1_val ^ rs2_val;

  leak(  X(rs1), rf_pA,
        X(rs2), rf_pB);

  rf_pA = rs1_val;
  rf_pB = rs2_val;

  X(rd) = result;
  return RETIRE_SUCCESS
}
```



MODELING LEAKAGE IN GENOA (3) CONTRACT

- One **contract** for many processors


```
// see license in Listing L
// execute a XOR instruction
execute (XOR(rs2, rs1, rd)) = {
  let rs1_val = X(rs1);
  let rs2_val = X(rs2);

  let result = rs1_val ^ rs2_val;

  leak( X(rs1), rf_pA,
        X(rs2), rf_pB);

  rf_pA = rs1_val;
  rf_pB = rs2_val;

  X(rd) = result;
  return RETIRE_SUCCESS
}
```



```
...
xor x1, x2, x3
and x4, x5, x6
...
```

MODELING LEAKAGE IN GENOA (3) CONTRACT

- One **contract** for many processors


```
// see license in Listing L
// execute a XOR instruction
execute (XOR(rs2, rs1, rd)) = {
  let rs1_val = X(rs1);
  let rs2_val = X(rs2);

  let result = rs1_val ^ rs2_val;

  leak( X(rs1), rf_pA,
        X(rs2), rf_pB);

  rf_pA = rs1_val;
  rf_pB = rs2_val;

  X(rd) = result;
  return RETIRE_SUCCESS
}
```



```
...
xor x1, x2, x3
and x4, x5, x6
...
```

```
...
xor x1, x2, x3
xor x0, x0, x0
and x4, x5, x6
...
```

MODELING LEAKAGE IN GENOA (3) CONTRACT

- One **contract** for many processors


```
// see license in Listing L
// execute a XOR instruction
execute (XOR(rs2, rs1, rd)) = {
  let rs1_val = X(rs1);
  let rs2_val = X(rs2);

  let result = rs1_val ^ rs2_val;

  leak( X(rs1), rf_pA,
        X(rs2), rf_pB);

  rf_pA = rs1_val;
  rf_pB = rs2_val;

  X(rd) = result;
  return RETIRE_SUCCESS
}
```



```
...
xor x1, x2, x3
and x4, x5, x6
...
```

```
...
xor x1, x2, x3
xor x0, x0, x0
and x4, x5, x6
...
```

MODELING LEAKAGE IN GENOA (3) CONTRACT

- One **contract** for many processors


```
// see license in Listing L
// execute a XOR instruction
execute (XOR(rs2, rs1, rd)) = {
  let rs1_val = X(rs1);
  let rs2_val = X(rs2);

  let result = rs1_val ^ rs2_val;

  leak( X(rs1), rf_pA,
        X(rs2), rf_pB);

  rf_pA = rs1_val;
  rf_pB = rs2_val;

  X(rd) = result;
  return RETIRE_SUCCESS
}
```



```
...
xor x1, x2, x3
and x4, x5, x6
...
```

```
...
xor x1, x2, x3
xor x0, x0, x0
and x4, x5, x6
...
```


GENOA POWER CONTRACT

- Contract enables to execute entire programs symbolically
- See License in Listing L

```
// execute a decoded instruction
function clause execute (RTYPE(rs2, rs1, rd, op)) = {
  let rs1_val = X(rs1);           // read register rs1
  let rs2_val = X(rs2);

  common_leakage(rs1_val, rs2_val);

  let result = match op {        // match-case
    RISCV_ADD => rs1_val + rs2_val, // compute ADD operation
    ...
    RISCV_AND => rs1_val & rs2_val,
  };

  overwrite_leakage(rd, result);

  X(rd) = result;                // write result to rd
  return RETIRE_SUCCESS
}
```

GENOA POWER CONTRACT

- Contract enables to execute entire programs symbolically
- See License in Listing L

```
// decode or encode an ADD instruction
// add rd rs1 rs2 ==> RTYPE(rs2, rs1, rd, RISCV_ADD)
mapping clause encdec = RTYPE(rs2, rs1, rd, RISCV_ADD)
    <-> 0b0000000 @ rs2 @ rs1 @ 0b000 @ rd @ 0b0110011

// execute a decoded instruction
function clause execute (RTYPE(rs2, rs1, rd, op)) = {
    let rs1_val = X(rs1);           // read register rs1
    let rs2_val = X(rs2);

    common_leakage(rs1_val, rs2_val);

    let result = match op {         // match-case
        RISCV_ADD => rs1_val + rs2_val, // compute ADD operation
        ...
        RISCV_AND => rs1_val & rs2_val,
    };

    overwrite_leakage(rd, result);

    X(rd) = result;                // write result to rd
    return RETIRE_SUCCESS
}
```

GENOA POWER CONTRACT

- Contract enables to execute entire programs symbolically
- See License in Listing L

```
function common_leakage(rs1_val, rs2_val) = {  
    leak(rs1_val, rs2_val, rf_pA, rf_pB,  
        mem_last_addr, mem_last_read);  
    rf_pA = rs1_val;  
    rf_pB = rs2_val; /* update read ports */  
    mem_last_read = 0; /* clear data memory port */  
}
```

```
// decode or encode an ADD instruction  
// add rd rs1 rs2 ==> RTYPE(rs2, rs1, rd, RISCV_ADD)  
mapping clause encdec = RTYPE(rs2, rs1, rd, RISCV_ADD)  
    <-> 0b0000000 @ rs2 @ rs1 @ 0b000 @ rd @ 0b0110011  
  
// execute a decoded instruction  
function clause execute (RTYPE(rs2, rs1, rd, op)) = {  
    let rs1_val = X(rs1); // read register rs1  
    let rs2_val = X(rs2);  
  
    common_leakage(rs1_val, rs2_val);  
  
    let result = match op { // match-case  
        RISCV_ADD => rs1_val + rs2_val, // compute ADD operation  
        ...  
        RISCV_AND => rs1_val & rs2_val,  
    };  
  
    overwrite_leakage(rd, result);  
  
    X(rd) = result; // write result to rd  
    return RETIRE_SUCCESS  
}
```

GENOA POWER CONTRACT

- Contract enables to execute entire programs symbolically
- See License in Listing L

```
function step_ibex (op : bits(32)) -> bool = {
  nextPC = PC + 4;

  let instruction = encdec(op);
  let ret = execute(instruction);

  let success : bool =
    match ret {
      RETIRE_SUCCESS => true,
      RETIRE_FAIL => false
    };
  tick_pc();
  return success
}

function common_leakage(rs1_val, rs2_val) = {
  leak(rs1_val, rs2_val, rf_pA, rf_pB,
  mem_last_addr, mem_last_read);
  rf_pA = rs1_val;
  rf_pB = rs2_val; /* update read ports */
  mem_last_read = 0; /* clear data memory port */
}
```

```
// decode or encode an ADD instruction
// add rd rs1 rs2 ==> RTYPE(rs2, rs1, rd, RISCY_ADD)
mapping clause encdec = RTYPE(rs2, rs1, rd, RISCY_ADD)
  <-> 0b0000000 @ rs2 @ rs1 @ 0b000 @ rd @ 0b0110011

// execute a decoded instruction
function clause execute (RTYPE(rs2, rs1, rd, op)) = {
  let rs1_val = X(rs1); // read register rs1
  let rs2_val = X(rs2);

  common_leakage(rs1_val, rs2_val);

  let result = match op { // match-case
    RISCY_ADD => rs1_val + rs2_val, // compute ADD operation
    ...
    RISCY_AND => rs1_val & rs2_val,
  };

  overwrite_leakage(rd, result);

  X(rd) = result; // write result to rd
  return RETIRE_SUCCESS
}
```

GENOA VS. IL

- Models for scVerif written in IL
 - scVerif does not (yet) support Genoa
- Important differences
 - No bitvectors
 - Hardcoded assembly frontend
 - No decoding of opcodes
 - No step function
 - Symbolic addresses

Algorithm 3 Simplified power side-channel leakage model for CM0+ instructions.


```
1: var R0; var R1; ... var R12; var PC;                                ▷ Global registers
2: var opA; var opB; var opR; var opW;                                ▷ Global leakage state
3: macro XOR (rd, rn) {
4:   leak {opA, rd, opB, rn};                                         ▷ combination of revenants
5:   EMITTRANSITIONLEAK(rd, rd ⊕ rn);
6:   EMITREVENANTLEAK(opA, rd);
7:   EMITREVENANTLEAK(opB, rn);
8:   rd ← rd ⊕ rn;
9: }
```

MODEL-BASED SECURITY ASSESSMENT




masked_program.s

MODEL-BASED SECURITY ASSESSMENT




MODEL-BASED SECURITY ASSESSMENT



COMPLETENESS OF LEAKAGE MODELS EMPIRICAL APPROACH



- Write test, measure, eat, sleep, repeat



```
...  
xor x1, x2, x3  
and x4, x5, x6  
...
```



COMPLETENESS OF LEAKAGE MODELS EMPIRICAL APPROACH

- Write test, measure, eat, sleep, repeat





COMPLETENESS OF LEAKAGE MODELS EMPIRICAL APPROACH

- Write test, measure, eat, sleep, repeat




COMPLETENESS OF LEAKAGE MODELS EMPIRICAL APPROACH

- Write test, measure, eat, sleep, repeat




COMPLETENESS OF LEAKAGE MODELS EMPIRICAL APPROACH

- Write test, measure, eat, sleep, repeat




COMPLETENESS OF LEAKAGE MODELS EMPIRICAL APPROACH

- Write test, measure, eat, sleep, repeat




COMPLETENESS OF LEAKAGE MODELS EMPIRICAL APPROACH

- Write test, measure, eat, sleep, repeat




COMPLETENESS OF LEAKAGE MODELS EMPIRICAL APPROACH

- Write test, measure, eat, sleep, repeat




COMPLETENESS OF LEAKAGE MODELS EMPIRICAL APPROACH

- Write test, measure, eat, sleep, repeat




COMPLETENESS OF LEAKAGE MODELS EMPIRICAL APPROACH

- Write test, measure, eat, sleep, repeat



COMPLETENESS OF LEAKAGE MODELS EMPIRICAL APPROACH

- Write test, measure, eat, sleep, repeat



PROVABLY COMPLETE LEAKAGE MODELS

Power Contracts: Provably Complete Power Leakage Models for Processors

Roderick Bloem*
Graz University of Technology
Graz, Austria


Barbara Gigerl
Graz University of Technology
Graz, Austria

Marc Gourjon
Hamburg University of Technology
Hamburg, Germany
NXP Semiconductors
Hamburg, Germany


Vedad Hadžić
Graz University of Technology
Graz, Austria

Stefan Mangard
Graz University of Technology
Graz, Austria

Robert Primas
Graz University of Technology
Graz, Austria




tool to check
model-
completeness



program.s



Contract = Model Leakage +
Instruction Semantic



PROVABLY COMPLETE LEAKAGE MODELS

Power Contracts: Provably Complete Power Leakage Models for Processors

Roderick Bloem*
Graz University of Technology
Graz, Austria


Barbara Gigerl
Graz University of Technology
Graz, Austria

Marc Gourjon
Hamburg University of Technology
Hamburg, Germany
NXP Semiconductors
Hamburg, Germany


Vedad Hadžić
Graz University of Technology
Graz, Austria

Stefan Mangard
Graz University of Technology
Graz, Austria

Robert Primas
Graz University of Technology
Graz, Austria



tool to check
model-
completeness




program.s




**GUARANTEED
RESILIENCE!**


act = Model Leakage +
Instruction Semantic



VERIFYING COMPLETENESS IN A NUTSHELL (1) HW COMPLIANCE

- E2E security reduction based on ability to model any HW probe from modeled leakage in the contract


$$[[P]]^c \left(\sigma_0^c \right)$$


$$[[P]]^h \left(\sigma_0^h \right)$$


VERIFYING COMPLETENESS IN A NUTSHELL (1) HW COMPLIANCE

- E2E security reduction based on ability to model any HW probe from modeled leakage in the contract



$\llbracket P \rrbracket^c (\sigma_0^c) :$

$$\sigma_0^c \xrightarrow{\mathcal{L}_0^c} \sigma_1^c \xrightarrow{\mathcal{L}_1^c} \dots \xrightarrow{\mathcal{L}_{n-1}^c} \sigma_n^c$$




$\llbracket P \rrbracket^h (\sigma_0^h) :$

$$\sigma_0^h \xrightarrow{\mathcal{L}_0^h} \sigma_1^h \xrightarrow{\mathcal{L}_1^h} \dots \xrightarrow{\mathcal{L}_{m-1}^h} \sigma_m^h$$


↑
starting state

VERIFYING COMPLETENESS IN A NUTSHELL (1) HW COMPLIANCE

- E2E security reduction based on ability to model any HW probe from modeled leakage in the contract



$$[[P]]^c (\sigma_0^c) : \quad \sigma_0^c \xrightarrow{\mathcal{L}_0^c} \sigma_1^c \xrightarrow{\mathcal{L}_1^c} \dots \xrightarrow{\mathcal{L}_{n-1}^c} \sigma_n^c$$





$$[[P]]^h (\sigma_0^h) : \quad \sigma_0^h \xrightarrow{\mathcal{L}_0^h} \sigma_1^h \xrightarrow{\mathcal{L}_1^h} \dots \xrightarrow{\mathcal{L}_{m-1}^h} \sigma_m^h$$

↑
↑
 starting state final state

VERIFYING COMPLETENESS IN A NUTSHELL (1) HW COMPLIANCE

- E2E security reduction based on ability to model any HW probe from modeled leakage in the contract





VERIFYING COMPLETENESS IN A NUTSHELL (1) HW COMPLIANCE


- E2E security reduction based on ability to model any HW probe from modeled leakage in the contract



$[[P]]^c (\sigma_0^c) :$



$[[P]]^h (\sigma_0^h) :$




VERIFYING COMPLETENESS IN A NUTSHELL (1)

HW COMPLIANCE


- E2E security reduction based on ability to model any HW probe from modeled leakage in the contract




$[[P]]^c (\sigma_0^c) :$



Modeled leakage
in Contract



$[[P]]^h (\sigma_0^h) :$



Actual leakage
in HW

starting state


final state

Prove that HW leakage can be modeled from some **leak statement in contract**

VERIFYING COMPLETENESS IN A NUTSHELL (1)

HW COMPLIANCE

- E2E security reduction based on ability to model any HW probe from modeled leakage in the contract




Prove that HW leakage can be modeled from some **leak** statement in contract

VERIFYING COMPLETENESS IN A NUTSHELL (2) CHECKING THE ABILITY TO MODEL HW LEAKAGE FROM CONTRACT LEAKS

- Is there a function $f(e1, e2) = y$ such that $y = \lambda_g$ for all executions of a program?



$$\mathcal{L}_i^c := \{ \dots, \text{leak}(e1, e2), \dots \}$$



$$\mathcal{L}_j^h := \{ \dots, \lambda_g(\sigma_{j-1}^h, \sigma_j^h), \dots \}$$

- Rationale for model reduction:
 - If I know $e1, e2$ which are exposed in the contract, then
 - I can simulate the observation of leakage λ_g of gate g in HW which an adversary could make


THEOREM 2 (MODEL REDUCTION).

VERIFYING COMPLETENESS IN A NUTSHELL (2) CHECKING THE ABILITY TO MODEL HW LEAKAGE FROM CONTRACT LEAKS

- Is there a function $f(e1, e2) = y$ such that $y = \lambda_g$ for all executions of a program?



$$\mathcal{L}_i^c := \{ \dots, \text{leak}(e1, e2), \dots \}$$



$$\mathcal{L}_j^h := \{ \dots, \lambda_g(\sigma_{j-1}^h, \sigma_j^h), \dots \}$$

$$\exists f(e1, e2) = \lambda_g ?$$

- Rationale for model reduction:
 - If I know $e1, e2$ which are exposed in the contract, then
 - I can simulate the observation of leakage λ_g of gate g in HW which an adversary could make


THEOREM 2 (MODEL REDUCTION).

VERIFYING COMPLETENESS IN A NUTSHELL (2) CHECKING THE ABILITY TO MODEL HW LEAKAGE FROM CONTRACT LEAKS

- Is there a function $f(e1, e2) = y$ such that $y = \lambda_g$ for all executions of a program?



$$\mathcal{L}_i^c := \{ \dots, \text{leak}(e1, e2), \dots \}$$



$$\mathcal{L}_j^h := \{ \dots, \lambda_g(\sigma_{j-1}^h, \sigma_j^h), \dots \}$$

$$\exists f(e1, e2) = \lambda_g ?$$

- Rationale for model reduction:
 - If I know $e1, e2$ which are exposed in the contract, then
 - I can simulate the observation of leakage λ_g of gate g in HW which an adversary could make

THEOREM 2 (MODEL REDUCTION).



Provably complete leakage models for processors

LEAKAGE MODELS FOR SECURITY RESEARCH




masked_program.s

More use-cases for fine-grained leakage model

- Foundation for power leakage emulators
- Statistical evaluation
- Masking centric
- Automated leakage mitigation
- Automated application of countermeasures

LEAKAGE MODELS FOR SECURITY RESEARCH




More use-cases for fine-grained leakage model

- Foundation for power leakage emulators
- Statistical evaluation
- Masking centric
- Automated leakage mitigation
- Automated application of countermeasures

LEAKAGE MODELS FOR SECURITY RESEARCH

More use-cases for fine-grained leakage model

- Foundation for power leakage emulators
- Statistical evaluation
- Masking centric
- Automated leakage mitigation
- Automated application of countermeasures



Verification of Resilience in Fine-Grained Models



SECURE CONNECTIONS
FOR A SMARTER WORLD

PUBLIC

NXP, THE NXP LOGO AND NXP SECURE CONNECTIONS FOR A SMARTER WORLD ARE TRADEMARKS OF NXP B.V.
ALL OTHER PRODUCT OR SERVICE NAMES ARE THE PROPERTY OF THEIR RESPECTIVE OWNERS. © 2022 NXP B.V.




MODEL-BASED SECURITY ASSESSMENT




masked_program.s


MODEL-BASED SECURITY ASSESSMENT




MODEL-BASED SECURITY ASSESSMENT



SCVERIF - OVERVIEW



SCVERIF - OVERVIEW




Provably Stateful (S)NI
at order t

→ or

Insecure due to leakage
in instructions X,... at
lines Y,... in program.s

SCVERIF - OVERVIEW

- Prove security w.r.t. all device specific leakage at fixed security order




Provably Stateful (S)NI
at order t

→ or

Insecure due to leakage
in instructions X, \dots at
lines Y, \dots in `program.s`


SCVERIF - OVERVIEW

- Prove security w.r.t. all device specific leakage at fixed security order
- Executable Arm / RISC-V assembly implementations



SCVERIF - OVERVIEW

- Prove security w.r.t. all device specific leakage at fixed security order
- Executable Arm / RISC-V assembly implementations
- Stateful non-interference




Provably Stateful (S)NI
at order t

→ or

Insecure due to leakage
in instructions X,... at
lines Y,... in program.s

SCVERIF - OVERVIEW

- Prove security w.r.t. all device specific leakage at fixed security order
- Executable Arm / RISC-V assembly implementations
- Stateful non-interference
- PINI + probing security



Provably Stateful (S)NI
at order t

→ or

Insecure due to leakage
in instructions X,... at
lines Y,... in program.s

STATEFUL NON-INTERFERENCE


- Gadget
 - Masked secret inputs x_{in}
 - Randomness r
 - **Public input state s_{in}** (indep. of x_{in} and r)
 - Secret outputs y_{out}
 - **Public output state s_{out}**
 - Exposes internal observable leakage L
- Stateful t -Strong Non-Interference
 1. Any set of t_{int} observations on internal leakage L in combination with t_{out} observations on outputs s_{out} s.t. $t_{int} + t_{out} \leq t$, **combined with any number of observations on public output state s_{out}** can be simulated from just t input shares and the input state s_{in} .
 2. **The output state s_{out} can be simulated from only the input state s_{in} .**

Stateful (Strong) Non-Interference

- Ensure removal of residue
 - Registers
 - Stack
 - Leakage state


SECURE COMPOSITION WITH STATEFUL (S)NI

- Well known
 - Secure + insecure code \nRightarrow secure
- Side-Channel
 - Resilient + Resilient \nRightarrow Resilient
 - Observed knowledge propagates
 - Especially residue



SECURE COMPOSITION WITH STATEFUL (S)NI

- Well known
 - Secure + insecure code $\not\Rightarrow$ secure
- Side-Channel
 - Resilient + Resilient $\not\Rightarrow$ Resilient
 - Observed knowledge propagates
 - Especially residue




Stateful notions ensure removal of residue

→ Standard (S)NI composition rules restored in stateful setting

SECURE COMPOSITION WITH STATEFUL (S)NI

- Well known
 - Secure + insecure code \nRightarrow secure
- Side-Channel
 - Resilient + Resilient \nRightarrow Resilient
 - Observed knowledge propagates
 - Especially residue



```
annotate andOrder1
...
output public r0
...
output public r7
output public stack
```

Stateful notions ensure removal of residue

→ Standard (S)NI composition rules restored in stateful setting

ANNOTATIONS FOR CONCRETE IMPLEMENTATIONS

```
uint32_t* andOrder1( uint32_t*    entropy    ,  
                    uint32_t    output[2]  ,  
                    const uint32_t input1[2] ,  
                    const uint32_t input2[2] );
```

ANNOTATIONS FOR CONCRETE IMPLEMENTATIONS

```
uint32_t* andOrder1( uint32_t*    entropy    ,  
                    uint32_t    output[2]  ,  
                    const uint32_t input1[2] ,  
                    const uint32_t input2[2] );
```

Pointers to

r

y_0, y_1

$x_0^{(0)}, x_1^{(0)}$

$x_0^{(1)}, x_1^{(1)}$

ANNOTATIONS FOR CONCRETE IMPLEMENTATIONS

```
uint32_t* andOrder1( uint32_t*   entropy   ,  
                    uint32_t   output[2] ,  
                    const uint32_t input1[2] ,  
                    const uint32_t input2[2] );
```

```
annotate andOrder1  
  region mem w32 a[0:1]
```

Pointers to

r
 y_0, y_1
 $x_0^{(0)}, x_1^{(0)}$
 $x_0^{(1)}, x_1^{(1)}$

ANNOTATIONS FOR CONCRETE IMPLEMENTATIONS

```
uint32_t* andOrder1( uint32_t*    entropy    ,  
                    uint32_t    output[2]  ,  
                    const uint32_t input1[2] ,  
                    const uint32_t input2[2] );
```

Pointers to

r
 y_0, y_1
 $x_0^{(0)}, x_1^{(0)}$
 $x_0^{(1)}, x_1^{(1)}$

annotate andOrder1

```
region mem w32 a[0:1]  
region mem w32 b[0:1]  
region mem w32 c[0:1]  
region mem w32 rnd[0:0]
```

ANNOTATIONS FOR CONCRETE IMPLEMENTATIONS

```
uint32_t* andOrder1( uint32_t*    entropy    ,  
                    uint32_t    output[2]  ,  
                    const uint32_t input1[2] ,  
                    const uint32_t input2[2] );
```

Pointers to

r
 y_0, y_1
 $x_0^{(0)}, x_1^{(0)}$
 $x_0^{(1)}, x_1^{(1)}$

annotate andOrder1

```
region mem w32 a[0:1]  
region mem w32 b[0:1]  
region mem w32 c[0:1]  
region mem w32 rnd[0:0]
```

```
init r0 [rnd 0]  
init r1 [c 0]  
init r2 [a 0]  
init r3 [b 0]
```

ANNOTATIONS FOR CONCRETE IMPLEMENTATIONS

```
uint32_t* andOrder1( uint32_t*    entropy    ,  
                    uint32_t    output[2]  ,  
                    const uint32_t input1[2] ,  
                    const uint32_t input2[2] );
```

Pointers to

r
 y_0, y_1
 $x_0^{(0)}, x_1^{(0)}$
 $x_0^{(1)}, x_1^{(1)}$

```
annotate andOrder1  
  region mem w32 a[0:1]  
  region mem w32 b[0:1]  
  region mem w32 c[0:1]  
  region mem w32 rnd[0:0]  
  region mem w32 stack[-2:-1]  
  init r0 [rnd 0]  
  init r1 [c 0]  
  init r2 [a 0]  
  init r3 [b 0]  
  init sp [stack 0]  
  init lr exit
```

LOWERING TO MASKVERIF PARTIAL-EVALUATION

- MaskVerif
 - Provides verification algorithms for high-level algorithms
 - No addressable memory → just arrays with static indices
 - No control-flow

LOWERING TO MASKVERIF PARTIAL-EVALUATION

- MaskVerif
 - Provides verification algorithms for high-level algorithms
 - No addressable memory → just arrays with static indices
 - No control-flow
- Partial evaluation
 - Evaluate control flow
 - Resolve memory accesses

LOWERING TO MASKVERIF PARTIAL-EVALUATION

- MaskVerif
 - Provides verification algorithms for high-level algorithms
 - No addressable memory → just arrays with static indices
 - No control-flow
- Partial evaluation
 - Evaluate control flow
 - Resolve memory accesses

Annotate andOrder1:

```
region mem w32 rnd[0:2]  
init r0 [rnd 0]
```

LOWERING TO MASKVERIF PARTIAL-EVALUATION

- MaskVerif
 - Provides verification algorithms for high-level algorithms
 - No addressable memory → just arrays with static indices
 - No control-flow
- Partial evaluation
 - Evaluate control flow
 - Resolve memory accesses

Annotate andOrder1:

```
region mem w32 rnd[0:2]  
init r0 [rnd 0]
```

...

```
LDR r4, 0x04(r0)
```

...

LOWERING TO MASKVERIF PARTIAL-EVALUATION

- MaskVerif
 - Provides verification algorithms for high-level algorithms
 - No addressable memory → just arrays with static indices
 - No control-flow
- Partial evaluation
 - Evaluate control flow
 - Resolve memory accesses

```
Annotate andOrder1 rnd[1]
  region mem w32 rnd[0:2]
  init r0 [rnd 0]
```

...

```
LDR r4, 0x04(r0)
```

...

```
evaluates to: r4 ← rnd[1]
```

LOWERING TO MASKVERIF PARTIAL-EVALUATION

- MaskVerif
 - Provides verification algorithms for high-level algorithms
 - No addressable memory → just arrays with static indices
 - No control-flow
- Partial evaluation
 - Evaluate control flow
 - Resolve memory accesses

```

Annotate andOrder1 rnd[1]
  region mem w32 rnd[0:2]
  init r0 [rnd 0]
...
LDR r4, 0x04(r0)
...
evaluates to: r4 ← rnd[1]

```

$$\frac{\llbracket e_i \rrbracket_\mu^\rho = (\vartheta_i, e'_i)}{\llbracket o(e_1, \dots, e_n) \rrbracket_\mu^\rho = (\tilde{o}(\vartheta_1, \dots, \vartheta_n), o(e'_1, \dots, e'_n))} \quad \overline{\llbracket x \rrbracket_\mu^\rho = (\mu(x), x)}$$

$$\frac{\llbracket e \rrbracket_\mu^\rho = (n, e')}{\llbracket x[e] \rrbracket_\mu^\rho = (\mu(x)[n], x[n])} \quad \frac{\llbracket e \rrbracket_\mu^\rho = (\langle x, \text{ofs} \rangle, e')}{\llbracket \langle e \rangle \rrbracket_\mu^\rho = (\rho(x)[\text{ofs}], x[\text{ofs}])}$$

$$\frac{i = \chi \leftarrow e \quad i' = \chi' \leftarrow e' \quad \llbracket \chi \rrbracket_\mu^\rho = (\vartheta', \chi') \quad \llbracket e \rrbracket_\mu^\rho = (\vartheta, e') \quad (\mu, \rho)\{\chi' \leftarrow \vartheta\} = (\mu', \rho')}{\langle p, i; c, \mu, \rho, ec \rangle \rightsquigarrow \langle p, c, \mu', \rho', ec; i' \rangle}$$

$$\frac{\llbracket e_i \rrbracket_\mu^\rho = (\vartheta_i, e'_i)}{\text{leak } \{e_1, \dots, e_j\} \rightsquigarrow \text{leak } \{e'_1, \dots, e'_j\}}$$


$$\frac{i = \text{goto } e \quad \llbracket e \rrbracket_\mu^\rho = (l, e') \quad p_l = c'}{\langle p, i; c, \mu, \rho, ec \rangle \rightsquigarrow \langle p, c', \mu, \rho, ec \rangle}$$

$$\frac{i = \text{if } e \text{ } c_t \text{ } c_f \quad \llbracket e \rrbracket_\mu^\rho = (b, e')}{\langle p, i; c, \mu, \rho, ec \rangle \rightsquigarrow \langle p, c_b; c, \mu, \rho, ec \rangle}$$

$$\frac{i = \text{while } e \text{ } c_w \quad i' = (\text{if } e \text{ } c_w; i); c}{\langle p, i; c, \mu, \rho, ec \rangle \rightsquigarrow \langle p, i', \mu, \rho, ec \rangle}$$

VERIFICATION FLOW OF SCVERIF

1. Represent program code using modeled instruction semantics
2. Partially evaluate using annotations
3. Verify resulting symbolic trace (representing the executed program) with maskVerif
4. Report verification result to user





TOOL ASSISTED OPTIMIZATION STRATEGIES FOR EFFICIENT MASKING

- Applied to masked Present S-box
 - speedup in dev time, speedup in exec time & program size
 - + fine-tuning to device-specific leakage
 - scVerif + gadgets publicly available
- Also applied to Kyber modules
 - Very large
 - still phy. leakage free without conservative choices

- Linear compositions share-wise



$$\hat{\mathcal{F}}(a, b, c) = \left((\hat{\mathcal{F}}_i(a_i, b_i, c_i), \text{CLEAR}_i)_{i \in [d]}, \text{FCLEAR} \right)$$

- Merging of non-linear gadgets
 - Reduce memory access at increased complexity




MASKING IN REAL APPLICATIONS


- Application to entire ciphers (e.g., Kyber)
- Hand-crafted composition, specialized algorithms for efficient gadgets




APPLICATION (2)




(a) 1 000 traces, RND off




(b) 100 000 traces, RND on




(c) 100 000 traces, 2nd order



(d) 1 000 traces, RND off



(e) 100 000 traces, RND on



(f) 100 000 traces, 2nd order

Figure 6: Results of TVLA assessment: the top row shows decompressed comparison for (a) 1st order without randomness, (b) 1st order with randomness, and (c) 2nd order with randomness, while the bottom row shows 1-bit compression for (d) 1st order without randomness, (e) 1st order with randomness, and (f) 2nd order with randomness. The x axis represents sample point index $\times 10^6$.

LIMITATIONS

- Partial evaluation
 - memcpy with symbolic size
- Generic order

LIMITATIONS

- Partial evaluation
 - memcpy with symbolic size
- Generic order
- Secret dependent memory accesses
 - Masked table lookup ?!

LIMITATIONS

- Partial evaluation
 - memcpy with symbolic size
- Generic order
- Secret dependent memory accesses
 - Masked table lookup ?!

```
void A2B(boolean_share_t x, arith_share_t a) {  
    uint16_t R, a0;  
    rng(&R, KYBER_Q_BITSIZE);  
    a0 = csubq(a[0] + KYBER_Q -  $r_a$ );  
    a0 = csubq(a0 + a[1]);  
    x[0] =  $\mathbb{L}[a0] \hat{=} R$ ;  
    x[1] =  $r_b \hat{=} R$ ;  
}
```

Figure 5: LUT-based arithmetic to Boolean version based on [Deb12].

LIMITATIONS

- Partial evaluation
 - memcpy with symbolic size
- Generic order
- Secret dependent memory accesses
 - Masked table lookup ?!

LDR rd, a0

```
void A2B(boolean_share_t x, arith_share_t a) {  
    uint16_t R, a0;  
    rng(&R, KYBER_Q_BITSIZE);  
    a0 = csubq(a[0] + KYBER_Q - ra);  
    a0 = csubq(a0 + a[1]);  
    x[0] = L[a0] ^ R;  
    x[1] = rb ^ R;  
}
```

Figure 5: LUT-based arithmetic to Boolean version based on [Deb12].

VERIFYING LOOK-UP-TABLES WITH SECRET DEPENDENT MEMORY ACCESS

- Replace LDR by virtual LUT instruction
 - Express semantic of lookup table without memory access

```
LDR rD, rIDX  
val ← mem[rIDX]
```



```
LUT rD, rIDX  
val ← f[rIDX]
```

VERIFYING LOOK-UP-TABLES WITH SECRET DEPENDENT MEMORY ACCESS

- Replace LDR by virtual LUT instruction
 - Express semantic of lookup table without memory access

LDR rD, rIDX
val \leftarrow mem[rIDX]




LUT rD, rIDX
val \leftarrow f[rIDX]

Algorithm 3 Simplified scVerif code to represent table lookups for formal verification.

LUT(Rd, Rn, Rm)

```
1: val  $\leftarrow$  (Rn + Rm - baseaddress $_{\mathbb{L}}$  + ra)  $\oplus$  rb;  
2: leak lutOperand (opA, opB, Rn, Rm);  
3: leak lutMemOperand (opR, val);  
4: leak lutTransition (Rd, val);  
5: opR  $\leftarrow$  val; opA  $\leftarrow$  Rn; opB  $\leftarrow$  Rd; Rd  $\leftarrow$  val;
```



Semantic of table lookup

Same leakage as LDR
instruction

SUMMARY

- Fine-grained models for software masking
 - Reliable & accurate
 - User-defined arbitrary leakage behavior
 - Not sacrificing efficiency

- scVerif
 - Fast verification
 - Accurate error reports
 - Support specialized constructions
 - Support highly-efficient masking

Gadget	t	# Instr.	# Clear.	Verification time	
				Contract	Netlist
AND	2	62	10	< 1 s ✓	284.63 s ✓
Refresh	2	19	0	< 1 s ✓	32.85 s ✓
XOR	2	16	1	< 1 s ✓	50.79 s ✓
NOT	2	5	0	< 1 s ✓	63.32 s ✓

LISTING L

LICENSE OF SHOWN CODE-SNIPPETS

RISCV Sail Model

This Sail RISC-V architecture model, comprising all files and directories except for the snapshots of the Lem and Sail libraries in the prover_snapshots directory (which include copies of their licences), is subject to the BSD two-clause licence below.

Copyright (c) 2017-2021 Prashanth Mundkur, Rishiyur S. Nikhil and Bluespec Inc., Jon French, Brian Campbell, Robert Norton-Wright, Alasdair Armstrong, Thomas Bauereiss, Shaked Flur, Christopher Pulte, Peter Sewell, Alexander Richardson, Hesham Almatary, Jessica Clarke, Microsoft, for contributions by Robert Norton-Wright and Nathaniel Wesley Filardo, Peter Rugg and Aril Computer Corp., for contributions by Scott Johnson.

Copyright 2020-2022 - TUHH, TU Graz

All rights reserved.

This software was developed by the above within the Rigorous Engineering of Mainstream Systems (REMS) project, partly funded by EPSRC grant EP/K008528/1, at the Universities of Cambridge and Edinburgh.

This software was developed by SRI International and the University of Cambridge Computer Laboratory (Department of Computer Science and Technology) under DARPA/AFRL contract FA8650-18-C-7809 ("CIFV"), and under DARPA contract HR0011-18-C-0016 ("ECATS") as part of the DARPA SSITH research programme.

This project has received funding from the European Research Council (ERC) under the European Union's Horizon 2020 research and innovation programme (grant agreement 789108, ELVER).

This software has received funding from the Federal Ministry of Education and Research (BMBF) as part of the VE-Jupiter project grant 16ME0231K.

This work was supported by the Austrian Research Promotion Agency (FFG) through the FERMION project (grant number 867542).

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.



SECURE CONNECTIONS
FOR A SMARTER WORLD